This paper presents a mm-wave fully differential coplanar waveguide (CPW) vertically-coupled lines coupler and a reflection type phase shifter (RTPS) based on the proposed coupler. The use of grounded strip line structure for vertical coupling in CPW based coupler provides not only the improved coupling properties than the edge coupling but also provides the opportunity of using surrounding area efficiently to reduce area. The proposed coupler and phase shifter are designed and fabricated in 45nm CMOS SOI technology. Measured insertion loss of the coupler is ~ 6 dB from 18 to 43 GHz. A digitally controlled parallel LC load is used for controlling the phase of the phase shifter. Measured phase tuning range is 115 degrees, with insertion loss variation of 4.5 to 9 dB, for a frequency range of 39 GHz to 45 GHz. Total drawn area of the phase shifter is 0.214 mm 2 . The area of the proposed RTPS is smaller than the recently published state-of-the-art structures.
I. INTRODUCTION
Recent developments in different types of communication media systems, such as, video on demand, internet of things, and live streaming, etc. requires a clear demand in bandwidth of the channel. Due to the availability of wider bandwidths, mmWave frequencies, such as, 24 GHz, 28 GHz and 38 GHz. are considered as the potential operating bands for 5G communication systems. In addition to beam steering capability of phased arrays, they are also used to increase the combined gain of the antenna aperture, made up of multiple small antenna elements. CMOS or BiCMOS technologies provide an opportunity to fully integrate larger phased array systems. CMOS phase shifters are key building blocks for such phased array systems. Depending on the system requirements, passive (e.g. RTPS) or vector modulator (VM) based active phase shifters are being used for example in [2] - [5] . Differential phase shifters offer not only the benefit of covering double the amount of phase shift by inverting the signals, but also less prone to inter-channel coupling between the phased array elements.
CMOS RTPSs can benefit from their compact size and high-resolution phase shifting properties at the expense of higher IL variation. RTPS is mainly composed of two building blocks, i.e. quadrature coupler and reflective load. Quadrature couplers are implemented with the help of lumped-elements [2] or transmission line (TL) based structures [1] , [3] - [5] . TL-based couplers are implemented by using either the vertical or edge coupling between two coupled lines. Vertical or lateral coupling is useful for differential implementation of the coupler design [1] [2] [3] . Differential RTPS proposed in [3] and [4] are based on vertically-coupled strip lines couplers, however, they consume larger chip area. Grounded microstrip line-based couplers offer the opportunity to use the surrounding area efficiently with minimum effect of unwanted coupling from surrounding structures of the RTPS, i.e. reflective load. A CPW based coupler is presented in [5] , however, the structure is single-ended.
To address the above-mentioned area constraints of the couplers in RTPS design, we propose a fully differential CPWbased vertically-coupled line coupler and an RTPS operating at 40 GHz centre frequency based on the proposed coupler. Because of the shielding of signal lines, CPW-based coupler can be implemented in a meander-line configuration for compact design. The proposed coupler and an RTPS are fabricated in 45nm CMOS SOI technology. Designed coupler and RTPS structures are bidirectional and can be used in receivers and transmitters. The proposed RTPS is smaller in area than the recently published state-of-the-art works [3] [4] . Section II describes the design of the proposed coupler and the reflection load. Section III shows the simulated and measured results of the coupler and RTPS. Conclusions are given in section IV.
II. CIRCUIT DESIGN
A quadrature coupler is a four-port device, as shown in Fig.  1(a) . Input signal is applied at port 1 and splitted into two signals at through and coupled ports. A reflection-type phase shifter is composed of a 90 o coupler and a reflection load. A Fig 1. (a) Coupler with port definition, (b) Reflection-type phase shifter block diagram block diagram of a differential reflection-type phase shifter is shown in Fig. 1 (b) . Input signal is applied at port 1, and a phase shifted version is taken out at isolation port, i.e. port 4, as shown in Fig. 1 (b) . Identical reflection loads are connected at the through (port2) and at the coupled port (port3). From these ports, input signal is reflected back and combined at isolation port with additional phase shift, equivalent to the angle of the reflection coefficient of the reflection loads. Upon changing the reflection coefficient, a change in the phase shift can be seen at the output. The amount of phase tuning range of an RTPS depends on the passive load design. In this work, we use a parallel connection LC load to achieve a phase tuning range of 115 degrees by using capacitive tuning.
A. Coupler design using vertically-coupled lines
A 90 degree coupler can be implemented in multiple ways, e.g. transformer-based lumped element couplers [2] and coplanar strip line (CPS) couplers [3] . CPS based couplers offer wideband operation and lower load variation sensitivity [3] . Coupled line structures can be characterized by using even and odd mode impedance analysis. Higher the difference between the even mode and odd mode impedances, better is the coupling between the lines. Vertical coupling provides benefits of high coupling ratio as well as good input and output matching conditions [1] . In even mode excitation in vertically coupled lines, inductance in the line is increased and capacitance is decreased because of same polarity current flowing in both lines. As a result, even mode impedance is increased. Similarly, in odd mode excitation, inductance of the line is decreased and capacitance is increased because of opposite polarity current is flowing through the lines. On the other hand, edge-coupled line couplers are easy to implement for single-ended structures, but they get more complicated for differential structures. Due to the higher coupling and symmetric nature of vertically-coupled lines, they are suitable candidates to be used for designing differential couplers. In [1] , [3] and [4] , vertical-coupled couplers are presented. To minimize high conductive substrate losses, floating metal stripes are used below the structures which results in asymmetry between the top and bottom conductors. In [4] , to compensate this effect, an asymmetrical width of top and bottom conductors was used to meet the requirements of even and odd mode impedances. A symmetrical and diagonal configuration was used in [3] to balance the asymmetry.
Even and odd mode impedances (Zo,e and Zo,o, respectively) of coupled lines are given by (1) and (2).
where c is coupling ratio between the lines, from 0 to 1. For -3 dB coupling, i.e. c= 0.7, and reference characteristic impedance of 75 Ohms, Zoe and Zoo are 178 and 31 Ohms, respectively.
In this work, we designed a vertically-coupled coupler using 45nm CMOS SOI process technology, which provides great benefit of high resistive substrate, hence, provides better performing passives structures. Additionally, availability of two ultra-thick metals in its back-end-of-the-line (BEOL) metal stack, allows the design of vertically-coupled coupler with good coupling (i.e. -3 dB), symmetrical structure and good matching conditions. Differential coplanar waveguide (CPW) lines are utilized. Ground line shielding in CPW is used to minimize the impact of dummy structures below and surroundings. Secondly, utilizing the chip area efficiently by the meander line method. CPW configuration not only provides benefit of shielding the lines from surroundings and thus reduce unwanted coupling but also provides additional freedom for design parameters such as, spacing, clearance, width, etc. to design characteristic impedances of the lines. The final structure is simulated with electromagnetic (EM) tool (ADS momentum). Simulated values of even and odd-mode impedances are 175 and 27 Ohms, respectively, which are close to the specification. 
B. Tunable Reflective Load
Tuning range of a reflection type phase shifter depends on the tuning range of the reactance XL of the identical loads at through and coupled ports. Either one of the elements can be tuned to perform the fine step change in XL. Generally, due to the lower complexity and higher tuning range, capacitance of the load is tuned. Inductor tuning can also be used but it brings more losses with low tuning resolution. However, a combination of inductive and capacitance tuning can be possible. Tuning range of the reactance increases with increased number of tunable elements, at the cost of additional loss. There are different types of loads which can be used to change the reactance of the load, e.g. series LC resonant load, parallel LC resonant load, CLC π-resonant load and transformer based multi-resonant based load [2] . Depending on the required tuning range of the phase shifter, either one of the above load types can be selected.
In this work, we used capacitance tuning for tuning the reactance of a parallel LC load. Capacitance tuning can be implemented by using switched capacitors or varactors. Typical tuning ratio (TR) of varactors is ~ 4 [2] - [4] , while switched capacitor circuits can achieve higher TR, e.g. ~10. Switch capacitors are based on nmos or pmos switches, which brings additional design constraints at mmWave frequencies, i.e. onstate resistance (ron) and off-state capacitance (Coff). Finite series ron of the switch in ON-state degrades the quality factor of the capacitance, while Coff of the switch in off-state limits the TR. Therefore, at mmWave frequency designs, there is always Capacitor bank is composed of four single cells, as shown in Fig 3 (a) , with minimum capacitance value of 30fF and maximum capacitance value of 60 fF with 10fF step. Capacitance value seen by the load is 30fF when only switches M1a,b are turned ON, while maximum capacitance (180fF) is seen by the load when all the switches (M1 to M4) are turned ON, providing TR=6. Metal insulator metal (MIM) capacitors with high quality factor are used in differential termination. Inductor is designed using ultra thick metal 6 of BEOL as shown in Fig 3 (b) . Simulated inductance and quality factor are shown in Fig 3 (c) . Tuning range of reflection coefficient of the parallel LC load is shown in Fig 3 (d) . A tuning range of more than 150 o is achieved by sweeping the whole control range of the capacitances. Fig 3. (a) Digitally tuneable switch capacitors, (b) 3D layout,for load inductor and EM simulated quality factor and inductance of load inductor, (c) Simulated curves of S11 of LC load when capacitance value is varied III. RESULTS A differential coupler as a separate structure and a reflection-type phase shifter are fabricated using 45nm CMOS SOI process. Due to the complexity of differential measurement setup, differential coupler is designed in coupled configuration, i.e. only input and coupled ports can be measured, while other ports are terminated with 100 Ohm on-chip resistors, shown in 
IV. CONCLUSION
A compact 90 o fully integrated differential coupler based on coplanar waveguide (CPW) lines is presented for mmWave frequency systems. Designed coupler is based on symmetrical vertical coupling between the shielded differential lines. Measured results of coupled port show an insertion loss of 6 dB from 18 GHz to 43 GHz frequencies when losses of the pads and additional transmission lines are not excluded. A reflection type phase shifter is also designed and presented based on the proposed coupler and switch capacitor as tuneable reflection load. Measured phase tuning range of the phase shifter is 115 o , with insertion loss of 6 dB ± 2 dB. Use of vertical coupling and differential CPW configuration provides an opportunity to utilize the area efficiently without the impact of parasitic coupling from surrounding structures. High variation in IL of RTPS is mainly due to the response of switchable capacitance due to lower Q-value, which can be mitigated by using varactors at the cost of lower TR. Nevertheless, implementing the varactors will not eliminate the advantage of reduced area of the structure. Coupler and RTPS structures are designed and fabricated using 45 nm CMOS SOI technology. Total drawn area of the RTPS is 0.214 mm 2 without pads. With respect of area, the differential CPW coupler based on RTPS in this work outperforms the other state-of-the-art design [3] as shown in Table 1 . 
